



1

---

---

---

---

---

---

---

---



2

---

---

---

---

---

---

---

---



3

---

---

---


---

---

---

---

---



4

---

---

---


---

---

---

---

---



5

---

---

---


---

---

---

---

---



6

---

---

---

---

---

---

---

---

Outline

- Corsi e ricorsi: Design complexity and Methodologies
- **The mega chip trend and limitations**
- 3D-IC and Chiplets
- Limitations:
  - Talent
  - Complexity
- Is Machine Learning a Global Solution?
  - Inference Implementation: Spiking Neural Networks
  - AlphaFold2
  - Where and Why to apply ML to EDA?
- Concluding Remarks

© 2023 Alberto Sangiovanni-Vincentelli

Berkeley cadence

7

---

---

---

---

---

---

---

IP Based Design:  
Enabling System Companies to Design Chips  
(Amazon, Apple, Google, Microsoft, Tesla....)

- Assemble Components from parameterized library

Including:

- Configurable processor core
- Memories (RAM, ROM)
- Special-purpose standard blocks (ASSPs)
- Glue Logic
- Third-party special-purpose logic/MEMS/MEOS

- Integrate using standard approach to on-chip communication

© 2023 Alberto Sangiovanni-Vincentelli

Berkeley

8

---

---

---

---

---

---

---

Apple Monster Chip

**Apple A11 Bionic**  
4.3Billion transistors  
34 GOPS  
87.66 mm<sup>2</sup>

© 2023 Alberto Sangiovanni-Vincentelli

Berkeley

9

---

---


---

---

---

---

---



10

---

---


---

---

---

---

---



11

---

---


---

---

---

---

---



12

---

---

---

---

---

---

---

### Outline

- Corsi e ricorsi: Design complexity and Methodologies
- The mega chip trend and limitations
- **3D-IC and Chiplets**
- Limitations:
  - Talent
  - Complexity
- Is Machine Learning a Global Solution?
  - Inference Implementation: Spiking Neural Networks
  - AlphaFold2
  - Where and Why to apply ML to EDA?
- Concluding Remarks

© 2023 Altera, Sanjour, Vissani

13

---

---

---

---

---

---

---

---

### Heterogeneous Integration: Multiple Packaging Technologies

The diagram shows a timeline of packaging technologies from 1990 to 2022. The technologies are: System in Package (SiP/MCM) in 1990, 2.5D-4C (Silicon/RDL Interposer) in 2010, Interconnect Bridges in 2012, Ultra-High-Density RDL (FOWLP) in 2015, Silicon Stacking in 2018, 3D System-on-a-Wafer in 2020, and Co-Packaged Optics in 2022. A bracket labeled 'Heterogeneous Integration' spans from 2010 to 2022.

© 2023 Altera, Sanjour, Vissani

14

---

---

---

---

---

---

---

---

### Corsi e Ricorsi: Déjà vu all over again?

The slide compares MCM start-ups in the 80s with modern 3D-IC. It shows three images: a 3D-IC package, a 3D-IC package, and a 3D-IC package. The text below the images reads: 'MCM Start-ups in the 80s: Polycon, Advanced Packaging Systems, ISA, Polylithics, Alcoa Microelectronics, nChip, TIOs HDI and Pacific Microelectronics Center'.

© 2023 Altera, Sanjour, Vissani

15

---

---

---

---

---

---

---

---

Not really....Silicon Stacking (3D-IC)

2D SoC

Long global wire

Shorter wire

Replaced by

3D-IC

- Shorter Wire
- Less Power
- Higher Performance
- Higher Bandwidth
- Smaller Profile
- Better Yield

© 2023 Altera Corporation. All rights reserved.

Berkeley cadence

16

---

---

---

---

---

---

---

---

AMD Zen Chiplet Architecture

Traditional Monolithic

1st Gen EPYC CPU

2nd Gen EPYC CPU

1st gen: 10% additional silicon real estate for

- die-to-die communication blocks,
- redundant logic
- other unnamed add-ons

BUT 41% LOWER COST!

Use an Advanced Technology Where it is Needed Most

Each IP in its Optimal Technology, 2nd Gen Infinity Fabric™ Connected

Centralized I/O Die Improves NUMA

Superior Technology for CPU Performance and Power

ISSCC, 2021

© 2023 Altera Corporation. All rights reserved.

Berkeley

17

---

---

---

---

---

---

---

---

Intel SHIP Program (April 2023)

Intel® Agilex™ Direct RF-Series

Intel® Agilex™ FPGA Fabric

Intel Corporation Newsroom

© 2023 Altera Corporation. All rights reserved.

Berkeley

18

---

---

---

---

---

---

---

---

### Marvell MoChi Architecture

Marvell Company Newsroom 2015

Berkeley

19

---

---

---

---

---

---

---

---

### Needs of IC and Systems Designers Converging

Berkeley cadence

20

---

---

---

---

---

---

---

---

### Cyber Physical Systems

Interconnect the World Around Us and Make It "Smarter"

Berkeley cadence

21

---

---

---


---

---

---

---

---



22

---

---

---

---

---

---

---

---

### Outline

- Corsi e ricorsi: Design complexity and Methodologies
- The mega chip trend and limitations
- 3D-IC and Chiplets
- **Limitations:**  
Complexity
- Is Machine Learning a Global Solution?  
Inference Implementation: Spiking Neural Networks  
AlphaFold2  
Where and Why to apply ML to EDA?
- Concluding Remarks

Berkeley cadence

23

---

---

---

---

---

---

---

---

### Outline

- Corsi e ricorsi: Design complexity and Methodologies
- The mega chip trend and limitations
- 3D-IC and Chiplets
- **Limitations:**  
Complexity  
Talent
- Is Machine Learning a Global Solution?  
Inference Implementation: Spiking Neural Networks  
AlphaFold2  
Where and Why to apply ML to EDA?
- Concluding Remarks

Berkeley cadence

24

---

---

---


---

---

---

---

---



25

---

---

---


---

---

---

---

---



26

---

---

---


---

---

---

---

---



27

---

---

---

---

---

---

---

---

**HOW WILL THE U.S. OVERCOME THE SEMICONDUCTOR SKILLED LABOR SHORTAGE?**  
Posted on April 27, 2023 by Jodi Stumpe

**Tech talent shortage slows reshoring of chip manufacturing in US**  
Even as leading semiconductor manufacturers eye plans to build new fabrication facilities in the US, creating tens of thousands of new jobs, the lack of available tech talent threatens to stymie efforts.

**China chip makers scramble for semiconductor talent, showering fresh graduates with offers as peers in other fields face dim prospects**

Courtesy: J. Rabin

© 2023 Alberto Sangiovanni-Vincentelli

Berkeley

28

---

---

---


---

---

---

---

---



29

---

---

---

---

---

---

---

---

**Outline**

- Corsi e ricorsi: Design complexity and Methodologies
- The mega chip trend and limitations
- 3D-IC and Chiplets
- Limitations:
  - Talent
  - Complexity
- Is Machine Learning a Global Solution?
  - Inference Implementation: Spiking Neural Networks
  - AlphaFold2
  - Where and Why to apply ML to EDA?
- Concluding Remarks

© 2023 Alberto Sangiovanni-Vincentelli

Berkeley cadence

30

---

---

---

---

---

---

---

---

Is AI a Panacea?

171  
Talks

1  
Workshop

6  
Tutorials



6  
Keynotes and visionary talks

2  
Panels

24  
Sessions

@2023 DAC

© 2023 Allen Institute for AI

Berkeley cadence

31

---

---

---

---

---

---

---

---

Definitions

**Artificial Intelligence:** The theory and development of computer systems able to perform tasks normally requiring human intelligence (Oxford Dictionary)

**Machine Learning:** algorithms and supporting theory for making predictions and decisions **under uncertainty** based on **observed data**.



© 2023 Allen Institute for AI

Berkeley cadence

32

---

---

---

---

---

---

---

---

AI/Machine Learning/Deep Learning



© 2023 Allen Institute for AI

Berkeley cadence

33

---

---

---

---


---

---

---

---

11



34

---

---

---

---

---

---

---

---

---

---

### Corsi e Ricorsi: The Expert (Knowledge Based) System Era in EDA (1980s)

- Mostly at the basis of Silicon Compilers and Logic Synthesis (IBM LSS was a precursor)
- SILC (GTE, Jeff Fox), Socrates (GE, Aart de Geus), Weaver (CMU)...

Issues: Instability, adding a rule may destroy system performance, relationships between rules unclear

LISP Machines, Prolog

None is left to the best of my knowledge

© 2023 Alteris, Sangiovanni-Vincentelli

35

---

---

---

---

---


---

---

---

---

---



36

---

---

---

---

---

---

---

---

---

---

## ASV and AI

- Alan Kramer and Alberto Sangiovanni-Vincentelli, Efficient Parallel Learning Algorithms for Neural Networks, Proceedings of the IEEE Conference on Neural Information Processing, Denver CO, 1989.
- Alan Kramer, P. Ko, and Alberto Sangiovanni-Vincentelli, Massively Parallel Analog Geometric Computation Using EEPROMS, Neural Networks for Computing Conference (abstracts), Snowbird UT, Apr. 1991.
- C. K. Sin, Alan Kramer, V. Hu, R. Chu, P. Ko, and Alberto Sangiovanni-Vincentelli, EEPROM as an Analog Storage Device with Particular Application in Neural Networks, IEEE Transactions on Electron Devices, Vol. 39, No. 6, pp. 1410-1419, Jun. 1992.

© 2023 Alberto Sangiovanni-Vincentelli

Berkeley cadence

37

---

---

---

---

---

---

---

---

## Learning and Boolean Functions

- Arlindo Oliveira and Alberto Sangiovanni-Vincentelli, Learning Concepts by Synthesizing Minimal Threshold Gate Networks, Proceedings of the Eighth International Workshop in Machine Learning, Chicago IL, pp. 193-197, 1991.
- Arlindo Oliveira and Alberto Sangiovanni-Vincentelli, LSAT - An Algorithm for the Synthesis of Two Level Threshold Gate Networks, Proceedings IEEE International Conference on Computer Aided Design (ICCAD-91), Santa Clara CA, pp. 130-133, Nov. 1991.
- Arlindo Oliveira and Alberto Sangiovanni-Vincentelli, Synthesis of Minimal Multi-Level Networks, Neural Networks for Computing Conference (abstracts), Snowbird UT, Apr. 1992.
- Arlindo Oliveira and Alberto Sangiovanni-Vincentelli, Constructive Induction Using a Non-Greedy Strategy for Feature Selection, Proceedings of the Ninth International Conference in Machine Learning, Scotland UK, pp. 355-360, Jul. 1992.
- Arlindo Oliveira and Alberto Sangiovanni-Vincentelli, What Can Boolean Networks Learn?, Proceedings of the 3<sup>rd</sup> International Workshop on Computational Learning Theory and Natural Learning Systems, Madison WI, Aug. 1992.
- Arlindo Oliveira and Alberto Sangiovanni-Vincentelli, Learning Complex Boolean Functions: Algorithms and Applications, Proceedings of Neural Information Processing Systems Conference, Denver CO, Dec. 1993.

© 2023 Alberto Sangiovanni-Vincentelli

Berkeley cadence

38

---

---

---

---

---

---

---

---

## BIG data

### Every 60 seconds+

98,000+ tweets

695,000 status updates

11 million instant messages

698,445 Google searches

168 million+ emails sent

1,820TB of data created

217 new mobile web uses



Source: Big Data: the Future Now Arrives 2016

© 2023 Alberto Sangiovanni-Vincentelli

Berkeley cadence

39

---

---

---

---

---

---

---

---


# Big Data + Processing Power = New Age for Artificial Intelligence

40 © 2003 Alberto Sangiovanni Vincentelli

Berkeley **cādence**  
UNIVERSITY OF CALIFORNIA

40

## Machine Learning Galaxy




41 © 2023 Alberto Sangiovanni Vincentelli



41

## Deep Learning: Many Layer Neural Network




**Neural Net Training:** Find the weights that minimize the difference between labels and activation.

42 © 2023 Alberto Sangiovanni Vincentelli

Berkeley cadence

42





46

---

---

---


---

---

---

---

---



47

---

---

---


---

---

---

---

---



48

---

---

---


---

---

---

---

---



49

---

---

---


---

---

---

---

---



50

---

---

---


---

---

---

---

---



51

---

---

---

---

---

---

---

---

## Reaching Human-Level Performance

### IBM Deep Blue (1997)



### Google DeepMind (2017)



52

## A Convolutional Neural Network can be fooled...

(Nguyen, Yosinski & Clune 2014)

1 State-of-the-art DNNs can recognize real images with high confidence

Input: Select all images with taxis

Output: Quilman 88.85%, Penguin 91.95%

Think of the Captcha tests...

can be produced that are unrecognizable 99.99% certainty are natural objects

Evolutionary Algorithm: Mutation, Crossover, Selection

Source: <https://arxiv.org/abs/1401.0987>

© 2022 Alberto Sangiovanni Vincentelli

53

## Growing Use of Machine Learning/Artificial Intelligence in Safety-Critical Autonomous Systems

Global Market Insights

### ARTIFICIAL INTELLIGENCE (AI) IN AUTOMOTIVE MARKET

2019: >\$1 Bn, CAGR (2020-26): >35%

2026: >\$12 Bn, CAGR (2020-26): >45%

Machine Learning Technology: >35%  
Data Mining: >40%  
Deep learning: >45%

Some autonomous vehicles market share (2019): 100%  
Imperceptual recognition equipment market share (2019): >45%

APAC market CAGR (2020-26): >40%

Source: gminsights.com

### Growing Concerns about Safety:


- Numerous papers showing that *Deep Neural Networks* can be easily fooled
- Accidents, including some *fatal*, involving potential failure of AI/ML-based perception systems in self-driving cars

© 2022 Alberto Sangiovanni Vincentelli

54

**IMPORTANT Result: Determining 3-D Protein Structure**  
AlphaFold and AlphaFold 2

The problem: given a protein's amino acid sequence, what is its three-dimensional atomic structure?



The 3-D structure of an enzyme from the bacteria *Colwellia psychrerythraea*

© 2023 Albert Senghorn-Vincelli

Berkeley cadence

55

---

---

---

---


---

---

---

**Google DeepMind's AlphaFold 2 Neural Network Breakthrough**  
Computational biologists' predict structure of a protein from its sequence

Critical Assessment of Structural Prediction (CASP) competition, a biannual blind test where computational biologists try to predict the structure of several proteins whose structure has been determined experimentally — yet not publicly released.



Source: Oxford Protein Informatics Group (OPIG), Critical Assessment of Techniques for Protein Structure Prediction (CASP), December 1, 2020  
Critical Assessment of Techniques for Protein Structure Prediction (CASP)

© 2023 Albert Senghorn-Vincelli

Berkeley cadence

56

---

---

---


---

---

---

---

**History of Critical Assessment of Techniques for Protein Structure Prediction (CASP1 to CASP14)**



CASP14: AlphaFold 2

GDT\_TS around 60% represents a "correct fold", we have an idea of how the protein folds globally; and over 80% we start seeing side chains that closely resemble the model.

Courtesy: Oxford Protein Informatics Group (OPIG), Critical Assessment of Techniques for Protein Structure Prediction (CASP), December 1, 2020  
Graph by John Mout, chair of Oxford Informatics Group Article.

© 2023 Albert Senghorn-Vincelli

Berkeley

57

---

---

---

---

---

---

---

How did they do it?




© 2023 Allen Institute for AI

Berkeley

58

Deep Learning Architecture: leveraging **deep** knowledge!



Baker et al., SCIENCE, 2021 Vol 373, Issue 6557 pp. 871-876

© 2023 Allen Institute for AI

Berkeley cadence


59

Where and How to Use  
ML in Design?

© 2023 Allen Institute for AI

Berkeley cadence

60



61

---

---

---


---

---

---

---

---



62

---

---

---


---

---

---

---

---



63

---

---

---

---

---

---

---

---

### Multi-Chiplet 3D Flow Challenges

- 3D-IC design aggregation and management
  - Die placement and bump planning
  - SoC and packaging teams works in silos
  - No single database to represent multiple technologies
- Additional system-level verification
  - Thermal analysis from across chip(lets) and package
  - 3D STA with explosion of corners for signoff
  - Inter-die connectivity validation at the system level

❑ Current industry solutions: Disjointed, point solution-based


❑ No way to do exploration/early feedback

❑ Causes costly overdesign of individual dies in a stack

System-Level Checks

Timing  
Power  
Reliability

Thermal  
Mechanical  
EMI  
Inter-Die LVS/DRG



Berkeley cadence

64

---

---

---

---

---

---

---

---

### Generative AI 3D-IC Design and Optimization

Design Architecture and IP

AI-Driven 3D-IC Optimization

3D-IC Architect Cockpit

3D Analysis and Signoff

Analog and Package

Optimized Chiplets and Package Designs

3D-IC System Planning and Optimization

Chiplet Implementation

Thermal


Electromagnetic

Timing

Power

Analog and Custom IC Design

Package Design



Berkeley cadence

65

---

---

---

---


---

---

---

---

### How Safe Is Design Today?



Berkeley cadence

66

---

---

---


---

---

---

---

---



67

---

---

---


---

---

---

---

---



68

---

---

---


---

---

---

---

---



69

---

---

---


---

---

---

---

---



70

---

---

---

---

---

---

---

---



71

---

---

---


---

---

---

---

---



72

---

---

---

---

---

---

---

---

### Model Reduction and Fudge Factor

**Platonic Model:** the governing dynamics are known but the *true* dynamics can be more complex

$$F(\mathbf{x}) = \underbrace{F_b(\mathbf{x})}_{\text{backbone}} + \underbrace{F_2(\mathbf{x})}_{\text{2nd order effects}}$$

**backbone**  
represents the essential dynamics that are fundamental to understanding the system's behavior

**2nd order effects**  
encompass additional dynamics that may arise due to nonlinearities, perturbations or external influences


$$\frac{d^2 \mathbf{x}}{dt^2} + \mu(1 - \mathbf{x}^2) \frac{d\mathbf{x}}{dt} + \mathbf{x} + 0.01\mathbf{x}^3 = 0$$

**Idea:** remove the 2nd order effects  $F_2(\mathbf{x})$  and substitute them with a data-driven **fudge factor**  $G_\theta(\mathbf{x})$  that approximates the second order effects, i.e.

$$F_\theta(\mathbf{x}) = F_b(\mathbf{x}) + G_\theta(\mathbf{x})$$

s.t.  $\|F(\mathbf{x}) - F_\theta(\mathbf{x})\| \leq \varepsilon(\theta)$   
with  $\varepsilon(\theta) \rightarrow 0$  as the accuracy of the approximation increases

© 2023 Alberto Sangiovanni-Vincentelli



Berkeley

73

---

---

---

---


---

---


---

---


### Is Verified AI possible?



System  $S$



Environment  $E$



Specification  $\phi$

Does  $S \parallel E$  satisfy  $\phi$ ?

YES [+ proof]

NO [+ counterexample]

**Need to Search Very High-Dimensional Input and State Spaces**

**Design Correct-by-Construction?**

© 2023 Alberto Sangiovanni-Vincentelli

Courtesy: S. Seshia

Berkeley cadence

74

---

---

---

---

---

---

---

---

### Need Principles for Verified AI

Challenges

1. Environment (incl. Human) Modeling →
2. Formal Specification →
3. Learning Systems Representation →
4. Scalable Training, Testing, Verification →
5. Design for Correctness →

Principles

?

© 2023 Alberto Sangiovanni-Vincentelli

75

---

---

---

---

---

---

---

---

### Concerns Around AI Biases are Mounting

AI transparency tech, also known as explainable AI, traces back outputs from AI algorithms to provide a way to understand what's happening in "human terms."

As AI is increasingly used for decision-making across industries, **understanding how and why** an algorithm makes its decisions can **help mitigate inherent biases** associated with most AI systems in existence today.

McKinsey Report on AI  
© 2023 Alvin Sangiovanni Vincentelli

Berkeley cadence

76

Thank You

© 2023 Alvin Sangiovanni Vincentelli

Berkeley cadence

77


Long time ago in a country far away....

- Alberto Sangiovanni-Vincentelli and Mauro Somalvico, State Space Approach in Problem Solving Optimization, Optimization Techniques, P. Conti and E. Ruberti, Editors, Springer-Verlag, New York NY, 1973.
- Alberto Sangiovanni-Vincentelli and Mauro Somalvico, Problem Solving Methods in Computer Aided Medical Diagnosis, in Proceedings of the 20th International Electrical Congress on Electronics, Rome, Italy, pp. 28-31, Mar. 1973.
- Alberto Sangiovanni-Vincentelli, D. Mandrioli, and Mauro Somalvico, A General Approach to Learning in Problem Solving, Computer Learning Processes, J. C. Simon, Editor, Nordhoff Co., Publisher pp. 471-501, 1976.

© 2023 Alvin Sangiovanni Vincentelli

Berkeley cadence

78



79

---

---

---


---

---

---

---

---



80

---

---

---


---

---

---

---

---



81

---

---

---

---

---

---

---

---