

Tiziana Fanni University of Cagliari

E

0 L A AUTOMATIC GENERATION OF DATAFLOW-BASED LOW-POWER RECONFIGURABLE SYSTEMS

CPS DESIGN FROM CONCEPT TO IMPLEMENTATION

Cyber Physical Systems

CGR approach for high run-time adaptivity

Complex systems with different **interacting components**, that need to **adapt** their behavioural modality according to **functional** and **nonfunctional** requirements.



http://www.cerbero-h2020.eu/

Cyber Physical Systems

CGR approach for high run-time adaptivity

Complex systems with different **interacting components**, that need to **adapt** their behavioural modality according to **functional** and **nonfunctional** requirements.

Adopting **Corse Grain Reconfigurable Approach** to achieve high run-time adaptivity.



http://www.cerbero-h2020.eu/

Coarse-Graine Reconfiguration



MDC design suite http://sites.unica.it/rpct/

3/19

Coarse-Graine Reconfiguration

Dataflow Specifications



MDC design suite http://sites.unica.it/rpct/



3/19

MULTI DATAFLOW COMPOSER TOOL Coarse-Graine Reconfiguration **Dataflow Specifications** α.xdf С β.xdf 🚽 **Multi Dataflow** Co-Processor Generator G γ.xdf **Composer Tool** Structural Profiler N:1 **Coarse Grained Reconfigurable Platform** Power Manager ID net in1 MDC design suite α out1 http://sites.unica.it/rpct/ SB2 G 3/19

Additional features



MDC design suite http://sites.unica.it/rpct/

4/19

Additional features



MDC design suite http://sites.unica.it/rpct/

Structural Profiler:

low-level feedback (from synthesis) and DSE for topology optimization. •(ASIC + FPGA)

Co-Processor Generator: generation of ready-to-use Xilinx Ips

•(FPGA)

Power Manager:

automatic application of clock-gating and/or power-gating.

4/19

Additional features



MDC design suite http://sites.unica.it/rpct/

Structural Profiler:

low-level feedback (from synthesis) and DSE for topology optimization. •(ASIC + FPGA)

Co-Processor Generator:

generation of ready-to-use Xilinx Ips •(FPGA)

Power Manager:

automatic application of clock-gating and/or power-gating.





MDC design suite http://sites.unica.it/rpct/

Power Manager:

automatic application of clock-gating and/or power-gating.

5/19

MULTI DATAFLOW COMPOSER TOOL



MDC design suite http://sites.unica.it/rpct/

Power Manager:

automatic application of clock-gating and/or power-gating.

5/19



http://sites.unica.it/rpct/

automatic application of clock-gating and/or power-gating.

5/19

MULTI DATAFLOW COMPOSER TOOL



http://sites.unica.it/rpct/

automatic application of clock-gating and/or power-gating.

5/19



http://sites.unica.it/rpct/

automatic application of clock-gating and/or power-gating.

5/19

Acknowledgements

The CERBERO project has received funding from the EU Commission's H2020 Programme under grant agreement No 732105.



